+@+Bangalore!!+Graduate+with+Exparience+in+Synopsys+IC+Compiler!!.jpg)
Category: Semiconductor Jobs
JobCode: SP PD Engineer
Designation: Engineer(Physical Design)
Location: Bangalore
Qualification: B.E /M.E/ B.Tech/M.Tech
Experience: 2 - 4 years
Description:
- Implementation of multimillion gate SoC designs in cutting edge process technologies (28nm, 45nm & 65nm)
- Work on all aspects of physical design including synthesis, floor planning, place and route, clock distribution, IP integration, extraction, timing closure, power and signal integrity analysis, physical verification, DFM, and tapeout.
- Clear understanding and command over all aspects of physical design
- Expertise in Synopsys IC Compiler / Magma Talus / Cadence SoC Encounter
- Skill and experience in scripting using Tcl or Perl desirable
Post a Comment
Note: Only a member of this blog may post a comment.